index - Département Systèmes et Circuits Intégrés Numériques Accéder directement au contenu
Cliquez sur le nom du laboratoire pour afficher ses publications 
Click on the laboratory name to list its publications

 

DERNIERS DÉPÔTS - LATEST DOCUMENTS

Chargement de la page

 

 Pour toute question : hal@cea.fr

Nombre de textes intégraux

344

Nombre de notices sans document

317

Indicateur d'Open Access

59 %

EVOLUTION DES RESSOURCES

MOTS CLES - KEYWORDS

Real-time Fault tolerance Computing resource Embedded application RRAM Convolutional neural networks Energy efficiency Approximate computing Heterogeneous computing Time domain analysis Classification Makespan Spiking neural network Reflectometry Image processing Latency Computer hardware Complex networks Automation Privacy Application programs Real time systems ECC Wire Neuromorphic computing Convolution Many-core Energy utilization Chiplet Computational modeling Ho-momorphic encryptions Real-time systems Many-core architecture Continual learning Hardware Reflection Cryptography In-memory computing Quantum computing Mapping Random access storage Reconfigurable hardware Data flow analysis Encryption Diagnosis Network-on-chip Formal methods Cables Confidentiality Computation theory Artificial intelligence Compilation Approximation algorithm Machine Learning Machine learning Artificial synapses Scheduling Reflectometers FPGA Embedded systems Flip flop circuits Application specific integrated circuits Homomorphic Encryption Convolutional neural network Memristor Program compilers Design Compiler Parallel programming Data privacy Federated Learning Coq Test Pipelines Spiking neural networks Network architecture Time domain reflectometry Fault detection Computer architecture System-on-chip In-Memory Computing Neural networks Neural network Neuromorphic circuits 8T SRAM cell Optimization Timing circuits Instrumentation Model checking Electron devices Reliability Deep learning Benchmarking Parallel processing systems C programming language Clocks Cloud computing Data handling Microarchitecture Algorithms